



***Wafer Level Packaging  
... The Promise Evolves***

***Dr. Thomas Di Stefano***  
***Centipede Systems, Inc.***

**IWLPC 2008**




# CSP-WLP Enables New Wave of I/O Density




# IC Packaging Progression:

Through Hole → Surface Mount → Area Array




## DIP

- 100 mil pitch
- Limited by through hole spacing



## TSOP

- 25 mil pitch
- Limited by perimeter leads




## CSP / BGA

- Area array 0.8 mm to 0.3 mm
- Limited by substrate wiring
- Allows Wafer Level Processing

# WLP is a Paradigm

## Continuous Process Improvement:

- lower cost
- increased performance
- added functionality



## Key Factors:

- Processing vs. Assembly
- Driven by cost reduction learning curve
- Applicable to diverse packaging technologies
- WLP is a process - Not a package technology

National Semi  
μSMD

# WLP Enjoys Exceptional Growth

## TechSearch Projects 14% Growth (CAGR) for 2007 - 2014

- Diverse set of applications & technologies
- Growth concentrated in packages < 50 pins
- Driven by performance, form-factor (...AND COST!)

## Growth in Wafer Level Packaging of MEMS Devices

- Camera chips
- Pressure sensors
- Crystal Oscillators, ...

## Emerging Applications in Through Silicon Via (TSV)

- Stacked memory


CONVENTIONAL CAMERA  
MODULE




To SCALE

**Tessera iWLC**

## *Stacked Chip Approaches are the Next Step in Density*





\* J. Fjelstad in Electronic News 01.22.01




COURTESY ALLVIA

# TSV (Thru-Silicon Via)



Thru Silicon-Via




2.5 mm

# Micro-SMT

National Semiconductor

# Expanding WLCSP Application Space




## WLCSP Market\*

- Strategic and rapidly growing WLCSP business
- > 1.3 Billion WLCSP's shipped since 2005
- >95% of WLCSP's shipped include RDL and lead free solder bumps
- Multiple customers in production, wide range of new designs in qualification
  - 0.5mm pitch dominant
  - 0.4mm pitch emerging
  - 0.3mm pitch in development
- First 300mm WLCSP qual achieved in T5 as of October 1, 2006
- Global wafer level process manufacturing footprint
  - 7 countries and 15 sites

\* From Lee Smith, Amkor

© 2008 Amkor Technology, Inc.




# WLP has not gone Mainstream (i.e. DRAM)

## *WHY NOT?*

- Cost Effective Burn-in and Test
- Reliable Solder Attach Technology
- Cost!



# Full Wafer Burn-in is Stalled

## Technical Obstacles:



**Cost:** Must cost  $\ll$  \$50,000  
Equivalent to burn-in sockets & boards.


# WLP Burn-in Alternatives



- **Test-in-Tray**

- Test only good die
- Standardized handling
- Test and Burn-in on the same tray
- Cost !


## ***Solder Attach Technology (DRAM)***



# Tessera WLP


- Full wafer
- Reliable solder attach
- Power and Ground
- Wiring layers are possible

From Tessera 1999




**Wafer Level Package**

# Typical WAVE Package



From Tessera 1999



From Tessera 1999


T. H. Di Stefano

IWLPC - 2008

## *Low Expansion Substrate Reduces Thermal Mismatch*

- Low CTE micro-Via Boards
- CIC Core Substrate

Copper/Invar/Copper




- A direction to watch
  - Low CTE Substrates
  - Via Density

# FUTURES

- **Cost**
  - Batch Processing
  - Simplified Logistics
- **Power and ground distribution**
- **Global Routing in the IC**
- **Package Integration for Greater Functionality**



# The I/O Explosion




# *I/O Explosion: Power/Ground Distribution*

- **Distribute the Power and Ground on Chip**
  - Better electrical characteristics
  - Shorter distance to the shielding planes
  - Dramatically reduces I/O connections for power/ground
    - *80+% of I/O on advanced processors is Power/Ground.*
- **Power and Ground Layers on the Wafer**
  - Efficiency of production
    - *Avoid paying for large number of power/ground pins.*
  - Makes the chip easier to test - fewer power/ground contacts

# RC Delays on Chip Limit Performance

RC Waveform Distortion  
Limits Propagation to  
~ 2mm at 0.18 $\mu$




**Solution: High Performance WLP Interconnect Reduces RC Delays**

# Package Wiring Enhances IC Performance

- **Global Distribution of High Speed Clock**
  - Use high performance nets in the package for clock distribution
- **Routing Critical Nets**
  - Low resistance copper nets provide low RC delays for long net runs
- **The RC delay problem increases as technology advances**
  - RC scales as resistance  $\rightarrow$  (lithographic dimension)<sup>-2</sup>

## *A View of the Future:*



# Wafer Level Packaging is a Process

- Improvements drive a learning curve for cost reduction
- New processes allow added IC functionality
- Infrastructure is needed to go mainstream
  - Test and burn-in
  - High density printed wiring boards